1. A 2-input NAND gate and 2-input NOR gate are designed for same frequency of operation. Which gate will occupy more silicon area? Why?
2. Why pMOS transistors are preferred for pull up network (PUN)?
