Program (completed) : M.Tech
Email : chennurivenkatesh@alumni.iitg.ac.in
Roll No : 164102006
Thesis Title : EFFICIENT VLSI ARCHITECTURE OF FIR FILTER FOR SOFTWARE DEFINED RADIO
Guide : Prof. Roy Paily Palathinkal
© Copyright 2016 by EEE Department, Indian Institute of Technology Guwahati, All Rights Reserved. Designed by Techmantra