Program (completed) : M.Tech
Email : jbhasker@alumni.iitg.ac.in
Roll No : 194102407
Thesis Title : FPGA DESIGN OF MATRIX MULTIPLIER USING SYSTOLIC ARRAY ARCHITECTURE
Guide : Prof. Roy Paily P.
© Copyright 2019 by EEE Department, Indian Institute of Technology Guwahati, All Rights Reserved. Designed by Techmantra